

1094698247 09/698247 10/30/00

Please type a plus sign (+) inside this box →

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new non-provisional applications under 37 CFR 1.53(b))

Attorney Docket No.	BONN-039 Total Pages		17			
First Named Inventor or Application Identifier						
Sghaier NOURY						
Express Mail Label No						

<u> </u>	A	APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents. ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, D.C. 20231					
1.	\boxtimes	Fee Transmittal Form (submit an original, and a duplicate for fee processing)					
2.		Specification Total pages: (preferred arrangement set forth below) - Descriptive title of the invention - Cross References to Related Applications - Statement Regarding Fed sponsored R&D - References to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure					
3.	×	Drawing(s) (35 U.S.C. § 113) Total pages:					
4.	\boxtimes	Oath or Declaration Total pages: 2					
	a.	Newly executed (original or copy)					
	b.	Copy from a prior application (37 C.F.R. 1.63(d)) (for continuation/divisional with Box 17 completed) (Note Box 5 below) i. DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).					
5.		Incorporation by Reference (<i>useable if Box 4b is checked</i>). The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.					
6.		Microfiche Computer Program (Appendix)					
7.	Nuc	cleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)					
		a. Computer Readable Copy					
		b. Paper Copy (identical to computer copy)					
		c. Statement verifying identity of above copies					

UTILITY PATENT APPLICATION TRANSMITTAL Page 2

Docket No.: BONN-039 Sghaier NOURY et al.

ACCOMPANYING APPLICATION PARTS							
8. 🛭 Assigni	8. Assignment Papers (cover sheet & document(s))						
9. 37 C.F. (when t	R. 3.73(b) Statemer here is an assignee)	nt I		Power of Attor	rney		
10. English Translation Document (if applicable)							
11. Informa	11. Information Disclosure Statement Copies of IDS Citations (IDS) PTO-1449						
12. 🛛 Prelimi	nary Amendment						
13. 🛭 Return	Receipt Postcard (M (Should be specific	MPEP 503) cally itemized)					
14. ⊠ Small F	Entity Statement(s)			Statement file Status still pr	ed in prior applicatory	ation,	
15. Certifie	ed copy of Priority D (if foreign priority	Oocument(s) is claimed)					
16. Other:							
☐ Contin	NUING APPLICA tuation	ivisional		ntinuation-in-Par		jormation.	
		18. CORRESI	PONDE	NCE ADDRES	S		
☐ Customer N	umber or Bar Code	Label		or 🛭 Corre	spondence addres	s below	
NAME	James C. Lydon						
ADDRESS	100 Daingerfield	Road		· · · · · · · · · · · · · · · · · · ·			
	Suite 100						
CITY	Alexandria,	STATE	V	'A	ZIP CODE	22314	
COUNTRY	U.S.A.	TELEPHON	E 7	03- 838-0445	FAX NO.	703- 838-0447	
	SIG	GNATURE OF	ATTO	RNEY OR AG	ENT		
	NAME	James C. Lydo	on, Reg	. No. 30,082			
	SIGNATURE Children						
	DATE October 30, 2000						

And the first state that the state of the st

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

Sghaier NOURY et al.

Serial Number: Not Yet Assigned

Filed: October 30, 2000

For: FUNCTIONAL REPLICATOR OF A SPECIFIC INTEGRATED CIRCUIT AND

ITS USE AS AN EMULATION DEVICE

FEE TRANSMITTAL FORM

Commissioner for Patents Washington, D.C. 20231

October 30, 2000

Sir:

The filing fee for this application is calculated as shown below:

	Number Filed	Number Extra	Rate	Basic Fee \$ 710.00
Total Claims	13 - 20		* x 18.00	
Independent Claims	1 - 3		* x 80.00	
Multiple Dependent	+			
Reduction by 1/2 f	- 355.00			
Fee for recording	40.00			
TOTAL FEE	= \$ 395.00			

Payment of the filing fee is deferred.

 \underline{XX} Checks in the amount of \$ 355.00 and 40.00 are attached.

YX Please charge any additional required fees or credit any overpayment to our Deposit Account No. 50-1258. Two copies of this Fee Transmittal are enclosed herewith.

Respectfully submitted,

James C. Lydon Reg. No. 30,082

Attorney Docket No.: <u>BONN-039</u> 100 Daingerfield Road, Suite 100

Alexandria, VA 22314

Telephone: (703) 838-0445 Facsimile: (703) 838-0447

-> James C. Lydon, Attorney at Law; Page 6 TEL:0493348416 P:06

SMALL ENTITY DECLARATION

			ECHNOLOGIES			BOW	000
ck one	RIAL NO		ATENT NO		DOCKET	NO. BUNN	-039
ocks		PILBD OR ISSUED					
2) Fun.		SO SUBMITTED HEREWITH replicator of a s		egrated s	droude and de-		
- POI	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	TOPILEGEOI OI B	(Inser	t fitte)	ficult and its	use as	
lde	ntified app	declare that I(we) am(ere oblication or patent for purpers of the Office.					
	Α.	INDEPENDENT INVENTOR I(we) qualify as (an) inde		r(s) as define	d in 37 CFR 1.9(c).		
	B.	INDIVIDUAL NON-INVENT I would qualify as an ind		or as defined i	n 37 CFR 1.9(c) if I	had made t	he invention.
130	powered to 5. Rights	SMALL BUSINESS CONCER I am THE OWNER o act on behalf of the concurrence or law have is placed here All out	AN OFFICIAL cern. The concert been conveyed	ern qualifies u d to and rema	inder 37 CPR 1.9(d) in with the concern a	and 13 CF and are exc	R 121,1301-
law □. I(we	have been All other e) acknowentitlement	I am an official am empo qualifies under 37 CFR 1.4 n conveyed to and remain r rights belong to small en ledge the duty to file, in the to small entity status pric	wered to act on 19(e), sub section with the organizatities as defined is application or or to paying, or	et (1) (1) cation and are in 37 CFR 1. patent, notific at the time of	(2)	Rights undeneckmark is neckmark is n status res of the issu	r contract or s placed here ulting in loss se fee or any
		fee due after the date on w	mich status as a	attiati citity is	no touket abbtobits	ite. (37 C)	
mai: I(wa		under penalty of perjumy u	nder the laws of	the United Sta	ates of America that t	he foregoir	, ,,
mai: I(wa	e) declare rect.	under penalty of perjumy u	nder the laws of		ntes of America that to	he foregoir	, ,,
mai: I(we corr	e) declare rect. INDEPER			INDIVIDUAL		he foregoir	ng is true and
Mai I(we corr A.	e) declare rect. INDEPER		В.	INDIVIDUAL			ng is true and
I(we corr	e) declare rect. INDEPEN		B.	INDIVIDUAL		Da	ng is true and
I (we corr A. Nam Nam C.	e) declare rect. INDEPEN		B. Signatu Signatu Signatu	INDIVIDUAL ITE ITE ROPIT ORGANI	NON-INVENTORS	Da:	ng is true and
Main Nam Nam C. E	e) declare rect. INDEPEN BUSINES UROPE T	S CONCERN ECHNOLOGIES S.A.	B. Signatu Signatu Signatu	INDIVIDUAL ite ite re ROPIT ORGANI Les	ZATION Taissounières 1681, Route des	Da Da Da Ba Da Ba Doline	ng is true and
Main Nam Nam Sam Sam Sam Sam Sam Sam Sam Sam Sam S	e) declare rect. INDEPEN BE BUSINES UROPE T BE of Concern ghaier	S CONCERN ECHNOLOGIES S.A. n or Organization NOURY	B. Signatu Signatu Signatu	INDIVIDUAL ire ire ROFIT ORGANI Les	ZATION Talssounières 1681, Route des	Da Da Da Ba Ba Doline	ng is true and
Main Nam	e) declare rect. INDEPEN BUSINES UROPE T	S CONCERN ECHNOLOGIES S.A. n or Organization NOURY	B. Signatu Signatu Signatu	INDIVIDUAL ite ite re ROPIT ORGANI Les	ZATION Talssounières 1681, Route des	Da D	ng is true and

SCANNED # X-0

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Sghaier NOURY et al.

Serial Number: Not Yet Assigned

Filing Date: October 30, 2000

For: FUNCTIONAL REPLICATOR OF A SPECIFIC INTEGRATED CIRCUIT AND

ITS USE AS AN EMULATION DEVICE

TRANSMITTAL OF SMALL ENTITY DECLARATION

Commissioner for Patents Washington, D.C. 20231

October 30, 2000

Sir:

The assignee of this Application claims small entity status as provided under 37 C.F.R. §1.9. A Small Entity Declaration for the U.S. patent application identified above is attached hereto.

Respectfully submitted,

James C. Lycon Reg. No. 30,082

Atty. Docket No.: BONN-039

100 Daingerfield Road

Suite 100

Alexandria, Virginia 22314 Telephone: (703) 838-0445 Facsimile: (703) 838-0447

Enclosure: Small Entity Declaration

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Sghaier NOURY et al.

Serial Number: Not Yet Assigned

Filing Date: October 30, 2000

For: FUNCTIONAL REPLICATOR OF A SPECIFIC INTEGRATED CIRCUIT AND

ITS USE AS AN EMULATION DEVICE

PRELIMINARY AMENDMENT

Commissioner for Patents Washington, D.C. 20231

October 30, 2000

Sir:

Please amend this new patent application, prior to calculation of the filing fee, as follows:

IN THE CLAIMS:

Please amend claims 4, 6, 9, 10, 12 and 13 as follows:

Claim 4, line 1, delete "or 3".

Claim 6, line 1, change "any one of claims 1 to 5" to -- claim 1 --.

Claim 9, line 1, delete "or 8".

Claim 10, line 1, change "any one of claims 1 to 9" to -- claim 1 --.

Claim 12, line 1, change "any one of claims 1 to 7" to -- claim 1 --.

Claim 13, line 1, change "any one of claims 1 to 7" to -- claim 1 --.

REMARKS

This Preliminary Amendment amends claims 4, 6, 9, 10, 12 and 13 by eliminating multiple dependencies. Claims 1-13 are pending.

A Recordation Form Cover Sheet and Transmittal of Small Entity Declaration are attached.

It is not believed that any fee is required for entry and consideration of this Preliminary Amendment. Nevertheless, the Commissioner is authorized to charge our Deposit Account No. 50-1258 in the amount of any such required fee.

Respectfully submitted,

James C. Lydon Reg. No. 30,082

Atty. Docket No.: BONN-039

100 Daingerfield Road

Suite 100

Alexandria, Virginia 22314 Telephone: (703) 838-0445 Facsimile: (703) 838-0447

Enclosures:

Recordation Form Cover Sheet Transmittal of Small Entity Declaration

1

Functional replicator of a specific integrated circuit and its use as an emulation device

Technical field

The present invention relates generally to the prototyping, the development and the emulation of specific integrated circuits intended to be incorporated in application boards and relates in particular to a functional replicator of a specific integrated circuit and its use as an emulation device when the integrated circuit is incorporated into an application board.

Background art

5

10

15

20

it. state

ťħ

The state of the s

H H H

7

14

1.1

100 Aut

17

7.1

For a long time, the technique of silicon-based integrated circuits, which has benefited from increasingly widespread miniaturization, was dominated by so-called "standard" integrated circuits based on a central processing unit (CPU) or a microprocessor. Over the last few years, the new trend has been to use microprocessor core-based application-specific integrated circuits (ASIC) using the complex instructions set computer (CISC) or the reduced instructions set computer (RISC). Three problems occur when developing integrated circuits, whether the latter are standard or specific: emulation, which consists in replacing the integrated circuit or the chip in the final application by an emulation device performing the same functions as the integrated circuit; prototyping which consists in obtaining a prototype of the future integrated circuit, and development stage consisting in testing both the hardware and the application software and possibly performing debugging operations if problems are encountered.

The conventional approach for the emulation of integrated circuits has suffered an underlying assumption that is considered still today as an unchanging truth. The assumption is that an integrated circuit or a monolithic chip can be emulated only by another integrated circuit, that is to say, another monolithic chip that contains at least all of the functions contained in the integrated circuit that is to be emulated. The chips used for the emulation process generally contain a set of functions that were made accessible to the outside by extending the chip's inputs/outputs. These chips thus enable the emulation of all integrated circuit having functions that constitute a sub-assembly of the set of functions of the chip used for the emulation. Such chips which form the basis of the conventional emulation were indifferently referred to as the SE chip, Bound out chip, DEV chip, Emulation chip, Super chip or Piggy-Back.

25

derig green green erpen in acr in event green gars green gars from the first trainstant than the first trainstant trainst

5

10

15

20

25

30

Unfortunately, this conventional approach has a major drawback. As the emulation chip has only a given set of functions, it can only be used to emulate a limited number of integrated circuits. As a result, the smallest modification of the integrated circuit, other than memory size needed for the requirements of the application, may require that a new emulation chip be developed. It is thus usual to wait more than a year for an emulation circuit to be developed in order to be able to proceed with the emulation of an integrated circuit resulting from a modification of an integrated circuit that already exists, as the implementation of a new integrated circuit can only take place after its emulation circuit has been validated. This need to develop a new emulation circuit practically every time has made the development of integrated circuits very difficult and expensive, whether they are new or whether they are derived from existing integrated circuits. Furthermore, this problem has become crucial owing to the continued increase of specific integrated circuits, because it has become necessary to develop new emulation circuits very rapidly in order to meet the growing needs of specific applications and the rapid development of applications.

In order to solve the abovementioned problem, it was proposed to add to the emulation circuit a FPGA type external programmable logic array in order to incorporate a few additional functions. This solution is not adequate when a new specific integrated circuit must be created containing several peripheral functions which must be emulated in real time as the access to these functions is made by the external bus and not by the internal bus and thus at a much lower speed. Moreover, such a solution is totally inoperative when analog functions must be added to the integrated circuit.

As far as the prototyping and development of an integrated circuit are concerned, the existing solutions consist in using a set of separated boards representing the integrated circuit to be manufactured, or in using an emulation circuit previously mentioned to which one or more FPGA type programmable arrays integrating the required functions are added. This leads to making only prototypes which are much too slow and which do not represent the integrated circuit in real time or which are very close to the emulation circuit, thereby limiting the performance and the possibilities offered by these solutions due to the restricted number of functions which are traditionally found in a standard emulation circuit. It is clear that the need to develop an increasing number of specific integrated circuits for a perpetual influx of new

10

15

20

25

3

applications and their growing complexity has created a crucial need to have rapid and efficient development and prototyping devices.

Summary of the invention

The main object of the invention is thus to provide a functional replicator of a specific integrated circuit designed to emulate an integrated circuit within a specific application.

Another object of the invention is also to provide a functional replicator of a specific integrated circuit that can be used as a prototyping device for the integrated circuit.

Yet another purpose of the invention is also to provide a functional replicator of a specific integrated circuit that can be used as a development platform for the integrated circuit.

The invention relates therefore to a real-time functional replicator of a specific integrated circuit consisting of a processing unit and peripherals for performing specific digital and/or analog functions under the control of specific software, this specific integrated circuit being designed to be incorporated into a given application board. The device includes a processing module which is functionally identical to the processing unit of the specific integrated circuit, a plurality of peripheral modules each of which is capable of executing one or more digital and/or analog functions which can each be selected separately, and function interconnection means for establishing the connections between the processing module and the pre-selected digital and/or analog functions located in at least one of the peripheral modules, identical to the specified functions of the specific integrated circuit, such that the replicator behaves in the same manner as the specific integrated circuit when the specific software is run.

Brief description of the drawings

The objects, features and advantages of the invention will become more apparent from the following detailed description with reference to the drawings in which:

Figure 1 is a block diagram representing the functional replicator according to the invention as well as the other components needed to make it operate as an emulation, prototyping or development device,

Figure 2 represents a flowchart of the steps needed for the implementation of the functional replicator according to the invention, as an emulation, prototyping or development device,

Figure 3 is a time-based diagram showing the various phases which come into play in the fabrication and development of an application board when the prior art technique is used, and

Figure 4 is a time-based diagram showing the various phases that come into play in the development of an application board when the functional replicator according to the invention is used.

Detailed description of the invention

As shown in figure 1, the functional replicator 10 according to the invention primarily includes a processing module 12 connected to peripheral modules 14, 16 or 18 by means of a function interconnection module 20, as well as to an input/output interconnection module 22 at the output of the peripheral modules and an interface 24 which allows the functional replicator to be connected to the application board 26.

The processing module 12 is a conventional central processing unit (CPU type), generally in the form of a silicon chip, although not having the functions that are normally an integral part of an integrated circuit. All of the internal connections that are normally built into the integrated circuit take the form of external connections here, represented globally by the bus 28, referred to hereinafter as the internal bus. Therefore, the processing module 12 occupies a much larger place than the chip which will contain the specific integrated circuit which is functionally reproduced, as it features many more connections to the outside (approximately 400) than the final chip (approximately 150).

The peripheral modules are integrated circuits containing, on a single chip, a plurality of functions that can be implemented in a specific integrated circuit. The modules are divided into two categories: non-programmable (NP) modules, such as modules 14 or 16, and programmable modules (PROG) such as module 18. The non-programmable modules are circuits each having several tens of digital and/or analog functions. Classic digital functions are, for example: a time pulse generator or Timer, a USART (Universal Synchronous Asynchronous Receiver Transmitter) function, or the ADC specific function that is a communication protocol used in industry and in the automotive sector. For example,

girif girig girir girig girig samb danas at air att matte samb samb samb stanb stanb samb samb stanb stanb samb

5

10

15

20

25

convertional analog functions are analog-digital converters (ADC) or digital-analog converters (DAC), operational amplifiers or analog comparators. The device according to the invention provides a number of such functions in order to accommodate all functions possible to allow the specific integrated circuit to be adapted to the targeted application and to evolve with the applications, since the device according to the invention can be reprogrammed at will so that it corresponds to a new application. As for the programmable modules, they are generally provided with the expected digital functions through the programming of FPGA type programmable logic arrays.

Function interconnection means such as an interconnection matrix within a module 20 can be programmed to connect, through the first connection bus 30, the lines of the internal bus 28 to certain functions of at least one of the peripheral modules 14, 16 or 18 corresponding to the functions that will be built into the final integrated circuit. Note that the interconnection means can be integrated in the peripheral modules rather than included in a standalone module.

The input/output interconnection module 22 is an interconnection matrix programmed in the same way as the function interconnection means to connect the outputs of the functions selected in the peripheral modules using a second connecting bus 32, to the output bus 34. The output bus 34 may be connected to the application board using a ribbon cable 36 and an interface circuit 24. In fact, the ribbon cable 36 is connected to the output connections of the built-in circuit 27 that was not yet incorporated onto the board 26 (it is represented on the figure by dashed lines). This allows the device 10 to serve as an emulation device when the ribbon cable 36 is connected to the board 26.

The functional replicator 10 is connected to a host computer 38 by a JTAG type scrial interface 40 that allows the computer code to be downloaded to the processing module for software testing and debugging.

For each specific integrated circuit to be emulated, the functional replicator must be configured to identically reproduce the functions of the integrated circuit. To accomplish this, an HDL (Hardware Description Language) program is developed according to the functions to be selected. The code obtained, supplied by the host computer 38, is stored in a Flash type memory 42. Then, by using the memorized code, a programmable automaton 44 performs the series/parallel conversion of the code and begins programming the configuration by activating

11

5

10

15

20

25

the appropriate connections in interconnection module 20 first, then in interconnection module 22.

The functional replicator 10 also features a memory module 43 and a ROM emulation module 45, both of which are connected to the processing module 12. The memory module is used to store the software which will be used for the application and which is transmitted to the processing module 12.

The ROM emulation module 45 is used to offset the problem resulting from the fact that it is difficult to use the memory module 43 to emulate the ROM of the integrated circuit inasmuch as the access time is not the same and the width of the memory bus (16-bit) is different from the 32-bit width used internally. As a result, the module 45 is an SSRAM memory having the same type of access as the ROM (32-bit and fixed address) with the same access time (1 cycle in read mode). A signal allows booting on the module 45, which enables the exact operating conditions of the future ROM to be reproduced and thus to validate the entire software before recording it definitively in the silicon, thereby reducing the risks involved in creating a specific integrated circuit with ROM.

Finally, a logic analyzer 46 may be connected to the internal bus 28 through a first exterior bus 48 and to the output bus 34 through a second exterior bus 50. During the test phases, the logic analyzer 46 is used to check that the function replicator 10 and the board 26 are operating correctly in terms of both the hardware and the software.

The connections of the logic analyzer with the functional replicator 10 allow all of the signals that normally exit the integrated circuit to be correlated. Furthermore, the split architecture of the device 10 also allows the signals internal to the circuit on the internal bus 28 to be monitored and thus to see all of the interactions in real time between the code, the input/output interconnection module 22 and numerous internal signals such as interruptions of the modules and the peripheral bus, etc.

The implementation of the functional replicator according to the invention, for which the various steps are shown by the flow chart in figure 2, begin with the definition and the selection of the functions (60) which are to be incorporated into the specific integrated circuit to be made. Selecting the non-programmable peripheral modules containing the desired functions makes this selection. The question remains, however, to know if these functions are all contained in the MP modules (62). If this is not the case, the missing functions must be

5

10

15

20

25

30-0CT-2000 LUN 11:25 ID:CABINET BONNEAU

5

10

15

20

25

30

1,1

Į.

7.11

ļ.

fr.... fr.f.

13

1.19 1.14

7

added by programming one or more FPGA modules (64). This programming operation is generally made using a controller that programs the functions of the FPGA module when it is turned on owing to the code that was developed beforehand in a workstation.

When the functions have been selected, the next step entails establishing the IIDL language programming (66) which will enable the desired configuration to be obtained, as a result of the previous function selection. The code obtained is stored in flash memory 42. This code is used to carry out the assembly of modules of the functional replicator by being run by the controller 44 that configures the function interconnection module (68).

The next step consists in determining if we want to use the device as a prototyping device (70) to obtain a specific integrated circuit prototype. If so, the bits are loaded into the processing module 12 by means of the host computer 38 (72) and an appropriate test program is made (74).

The next step consists in determining if we want to use the device of the invention as a development platform (76). If so, we test at least a portion of the code that will be used in the application (78). The functional replicator according to the invention that has its own clock (not shown), its own memory 43 and its own features 14, 16, 18, is thus autonomous. It allows the application software's algorithms to be tested and the modification of its PLL allows the performances of the algorithms to be evaluated in real time. Furthermore, some functions are connected to standard outputs and thus may be stimulated by external devices such as terminals and other communication interfaces. In addition, they can be viewed on the screen of the logic analyzer.

It should be noted that when the device according to the invention is used as a prototyping device, the user (designer) runs all the functions of the peripheral modules, while, when the device is used as a development platform, the user (computer specialist) runs the software to test his/her algorithms, the interaction between the software and the integrated circuit and the software's performance.

Then, we continue to the next step that consists in configuring the input/output interconnection module (80) in order to obtain output connections that are identical to those of the integrated circuit to be built. The test allows us to determine if the input/output interconnection module is optimized (82). If not, the input/output interconnection module is configured once again with the parameters corrected on the basis of the test performed.

10

15

4" 11"4 11.19 11..4

Į.

7.4

118 mgr

dring the state of the state of

din din din

8

When the input/output interconnection module is optimized, the functional replicator is connected to the application board (84). Then the board and application code are tested (86) before fabrication of the specific integrated circuit is launched (88). It should be noted that this fabrication process might be undertaken at an earlier stage, once the configuration has been optimized, for example.

As shown in figure 3, the conventional method of fabrication requires that the application be tested when the integrated circuit is operational, that is to say, after fabrication. The development of the application thus only begins very late in the overall process. The same is true for the software that is developed at the end of the process. Owing to the use of the functional replicator according to the invention, the length of the application board development process is considerably reduced. Indeed, as shown in figure 4, the development of the application may begin at the same time as the design of the integrated circuit without waiting for it to be fabricated as testing of the application can be started once the integrated circuit has been designed and after its functional reproduction has been validated by the device of the invention. The same is true for the software. Qualification tests are sometimes necessary as shown in figure 4, after the integrated circuit is fabricated. If the end of the development process is located in time T1 with the conventional method, the end of the same process is situated at time T2 by using the device according to the invention, time T2 which is lower than time T1 by more than 40%.

10

15

20

25

30

9

CLAIMS

1. A real time functional replicator (10) of a specific integrated circuit comprised of a processing unit and peripherals in order to perform specific digital and/or analog functions controlled by specific software, said specific integrated circuit being designed to be incorporated into a specified application board; said device being characterized in that it includes:

a processing module (12) that is functionally identical to said processing unit of said specific integrated circuit,

a plurality of peripheral modules (14, 16, 18) each able to implement one or more digital and/or analog functions, each of said functions being able to be selected separately, and

function interconnection means (20) for establishing the connections between said processing module and one ore more digital and/or analog functions previously selected and located in at least one of said peripheral modules, said functions being identical to said specific functions of said specific integrated circuit, such that said replicator behaves identically to said specific integrated circuit when said specific software is run.

- 2. The device according to claim 1, wherein said function interconnection means are included in a standalone module (20).
- 3. The device according to claim 2, in which said function interconnection module (20) is connected to said processing module (12) through a so-called internal bus (28) grouping together the internal connections of said specific integrated circuit between its processing unit and its peripherals.
- 4. The device according to claim 2 or 3, in which said function interconnection module (20) is configured by a programmable automaton (44) using software set up when said digital and/or analog functions, which must be implemented by said peripheral modules (14, 16, 18), have been selected.
- 5. The device according to claim 1, wherein said interconnection means are integrated within said peripheral modules (14, 16, 18).
- 6. The device according to any one of claims 1 to 5, in which said peripheral modules feature one or more integrated circuits (14, 16) each of which are specially designed to implement a plurality of digital and/or analog functions.

10

15

20

- 7. The device according to claim 6, in which said peripheral modules also include one or more FPGA type programmable logic arrays (18) which were previously programmed to implement at least one digital function which is not implemented by said integrated circuits (14, 16) specially designed to implement the digital and/or analog functions.
- 8. The device according to claim 7, featuring an input/output connection module (22) and an interface (24) connected to said input/output interconnection module by an input/output bus (34) and which can be connected to the input/output pins of the specific integrated circuit in the specified application board, said input/output interconnection module establishing the connections between the outputs of the digital and/or analog functions previously selected of said peripheral modules (14, 16, 18) and said interface.
- 9. The device according to claim 7 or 8, in which said input/output interconnection module (22) is configured by said programmable automaton (44) by means of said software set up when said digital and/or analog functions were selected.
- 10. The device according to any one of claims 1 to 9, further including a ROM emulation module (45) connected directly to said processing module (12) to emulate the ROM memory of said specific integrated circuit, said ROM emulation module preferably being a SSRAM memory, having the same type of access and the same access time as said ROM memory.
- 11. The device according to claim 10, used as an emulation device of said specific integrated circuit when said interface (24) is connected, for example, using a ribbon cable (36), to the input/output pins of said specific integrated circuit (27) designed to be built into said specified application board (26).
- 12. The device according to any one of claims 1 to 7, used as a prototyping device to implement a prototype of said specific integrated circuit (27) designed to be built into said specific application board (26).
- 13. The device according to any one of claims 1 to 7, used as a development platform for said specific integrated circuit (27) designed to be built into said specified application board (26).

-> James C. Lydon, Attorney at Law; Page 1
TEL:0493348416 P:19


11

Functional replicator of a specific integrated circuit and its use as an emulation device


Abstract

A real time functional replicator (10) of a specific integrated circuit comprised of a processing unit and peripherals in order to perform specific digital and/or analog functions controlled by specific software, this specific integrated circuit being designed to be incorporated into a specified application board. Such a device includes a processing module (12) that is functionally identical to the processing unit of the specific integrated circuit, a plurality of peripheral modules (14, 16, 18) each able to implement one or more digital and/or analog functions, each of the functions being able to be selected separately, and function interconnection means (20) for establishing the connections between the processing module and one ore more digital and/or analog functions located in at least one of the peripheral modules which are identical to the specific functions of the specific integrated circuit, such that the replicator behaves identically to the specific integrated circuit when the specific software is run.


The first form from the fit. It is now that the first first form the first first first first first first first



then then their then the the the the the then the the their the their th














Hart Hart Hart Hart Hart Hart Hart Half Shaff Shaff Will Shaff He

30-0CT-2000 LUN 11:18 ID:CABINET BONNEAU

SMALL ENTITY DECLARATION

	APPLICA	NT O	r patentee	EUROPE TE	CHNOLOGIES	S.A.			<u></u>
haalt or	SERIAL 1	NO		C] PA	TENT NO			docket no. <u>I</u>	30NN-039
heck of		1.	C) PILED OF	ISSUED					
blocks		2.	SUBMITT	ed herewith					
r 2)	Function	ona1	replica	tor of a sp	ecific int	egrated o	circuit a	nd its use	as an emula
	identifie	d app	declare that lication or p k Office.	I(we) am(are)	entitled to the	benefit of seduced fees	small entity s under 35 US	status with resp C 41(a) & (b)	device to the above to the U.S. Pate
		Α.		NT INVENTOR fy as (an) indep	endent inventor	(s) as define	ed in 37 CFR	t 1.9(c).	
		B.		. NON-INVENTO Llify as an indep		r as defined	in 37 CPR 1	.9(c) if I had m	ade the invention
	empower	lighta	I am D T act on beh	alf of the conce	an OFFICIAL orn. The conce	n qualifies to and rema	under 37 CF ain with the	R 1.9(d) and 1 concern and are	ed below and at 3 CPR 121.130 e exclusive unles
	organiza	D.	NON-PROFF I am an offi jualifies und a conveyed t	r ORGANIZATIO icial am empow er 37 CPR 1.9 o and remain w	N ered to act on b (e), sub section:	ehalf of the :	non-profit or (2) (3) (3) (3) (4) (5) (5)	ganization iden □ (4). Rights	tified below. Thunder contract of ark is placed her
	of entitle	ement	to small en	tity status prior	to paving, or	at the time o	of paying, the	e earliest of the	is resulting in lose issue fee or an 37 CFR 1.28(b))
	I(we) dec	clare	under penalt	y of perjuly un	der the laws of	he United St	tates of Amer	rica that the for	egoing is true an
	A. INI	DEPEN	ident invei	NTOR(S)	В.	INDIVIDUA	l non-inven	TTORS	
	Name				Signatur	¢			Date
	Name				Signatur	e			Date
	Name				Signatu	e		-,	Date
			s concern ECHNOLOG	IES S.A.	D. NON-PI	opit organ Les	s Taissou	nières HB3	
	Sgha	ler	or Organizati NOURY	01)		Address	06560 SO	ute des Doi PHIA ANTIPO	lines OLIS - FRA
	Name of 1 C.E.		Signing			Signatur	e	May	S. NOURY
	Title			· ···· 		Date 18 1			

TEL:0493348416

P:05

BONN-039 Do

ocket No.				
	Declaration	For U.S.	Patent Apr	lication

As a below named in	ventor, I hereby dec	are that:		
My residence, post o	ffice address and citi	zonship aro as sta	ned below next to my name.	
plural names are liste (INSERT TITLE) F	d below) of the subje unctional repl	nventor (if only o ct matter which is icator of a	ne name is listed below) or an claimed and for which a pare specific integrated	n original, first and joint inventor (if nt is sought on the invention entitled CIRCUIT and ILS USE as ar
emularion devi				
·				
(Check one of1, 2, or 3.)	1. X is attached	hereto.		
	2 was filed o	n	n Serial No.	_ as
	internations and was am	ended on		
			(if applicable)	 '
	3 was filed or	1	as	
	U.S. Appillo	ation Serial No ended on		
	W10 110 W11		(if applicable)	•
I hereby state that I has amended by any ar	ave reviewed and un	derstand the cont		pecification, including the claim(s),
I acknowledge the du Regulations, §1.56.	ty to disclose all info	ermation which is	material to patentability as d	efined in Title 37, Code of Federal
I hereby claim foreig inventor's certificate having a filing date be	listed below and hav	e also identified	below any foreign application	y foreign application for patent or a for patent or inventor's certificate
(List prior	00480051.2	EUROPE	16/06/2000	Priority Claimed
foreign applications.)	(Number)	(Country)	(Day/Month/Year Filed)	
,	(Number)	(Country)	(Day/Month/Year Filed)	Yes No
	•	•	tional prior foreign application	ns
as the subject matter of provided by the first p	feach of the claims of aragraph of Title 35, Code of Federal Reg	fthis application i United States Coc ulations, §1.56, w	s not disclosed in the prior Uni ie, §112, I acknowledge the du hich occurred between the fili	pplication listed below and, insofar ted States application in the manner sty to disclose material information ng date of the prior application and
	(Application Se	rial No.) (F	iling Date) (Status)	
I hereby appoint as pr	incipal attorney Jame	es C. Lydon, Rog.	No. 30,082.	
Please direct all comm	nunications to the fol	lowing address:	James C. Lydon Attorney at Law 100 Daingerfield Road, Sui Alexandria, Virginia 22314 Telephone: (703) 838-0445 Facsimile: (703) 838-0447	te 100
and belief are believed and the like so made ar and that such willful fo	to be true; and furthe e punishable by fine alse statements may	or that these statem or imprisonment, eopardize the val	nents were made with the known or both, under Section 1001 of lidity of the application or any	Il statements made on information wiedge that willful false statements Fittle 18 of the United States Code patent issued thereon.
Full name of first or so	ole inventor:S	haier NOURY	<u>/</u>	
Inventor's Signature		LIMIN	Date:	18/ ho 120x

Full name of first or sole inventor:	Sghaier NOURY		
Inventor's Signature:	Lindry	Dato:	12000
Residence: 677, Chemin des	Hautes breguières - 06600	ANTIBES - FRANCE	
Citizenship: French			
, , , , , , , , , , , , , , , , , , , ,	residence		

-> James C. Lydon, Attorney at Law; Page 7

TEL:0493348416

Hard the state of Ant fint fint the fail to

Full name of second invento	Tristan BONHOMME		
		Dates	10/2000
	s JS - Rue Max Jacob -		- 1 1
	s vy - Nue Hax Macon -		
Post Office Address: Same	as residence		
1 OSI OMICO Address.		· · · · · · · · · · · · · · · · · · ·	
Full name of third inventor:	Pascal JULLTEN		
Inventoris Signatura:	(-) W	Dotos	15/1/2000
			- 06140 VENCE - FRANCE
	ne as residence		
rost Office Address:	10 10 10Bluence		
Full name of fourth inventor:			
-			
1 03t Office Marcas.			
Full name of fifth inventor:			
Full name of sixth inventor:			
Inventor's Signature:		Date:	
Residence:			
Citizenship:		the book of the contract of th	M
Post Office Address:			
Full name of seventh inventor			
Post Office Address:			
Full name of eighth inventor:			